Abstract-Modern advances in reconfigurable analog technologies are allowing field-programmable analog arrays (FPAAs) to dramatically grow in size, flexibility, and usefulness. This paper presents rapid prototyping results of a bandpass filter as a sample analog circuit using our floatinggate based large-scale FPAA. A major source of parasitics introduced during the circuit mapping process is interconnect switches used for routing. Our goal is to obtain models of the mapped circuits that can be simulated using SPICE in order to observe the impact of interconnect parasitics on the relevant analog metrics. Our results indicate that the mapped analog circuits obtain desired responses even with interconnect parasitics, clearly demonstrating the practicality of our FPAA.
I. INTRODUCTION
As embedded computing becomes mainstream, a significant market has emerged for feature-rich signal processing devices with low power consumption. While digital processors can perform the desired functions, in many cases analog design can offer the same functionality with lower power consumption [1] . Meanwhile, with the advances in reconfigurable analog technologies field-programmable analog arrays (FPAAs) have dramatically grown in size, flexibility, and usefulness. However, FPAAs still have not achieved the same success as FPGAs in the digital domain. This results from several factors, including the lack of CAD tools, small circuit density, low bandwidth and layout dependent noise figures. A critical reason behind these difficulties is the non-ideal programming technology, which contributes significant parasitics into a sensitive analog system. This work aims to make our large-scale floating-gate based largescale FPAA technology [2] more accessible and practical. More details on the target architecture and interconnect structure of our FPAAs, as well as the mapping results of some analog circuits can be found in [3] . The circuits used in [3] were not real, so no simulation and measurement results were provided. In this paper, we present rapid prototyping results of actual analog circuits using our FPAA technology. A major source of parasitics introduced during the circuit mapping process is the interconnect switches used for routing. We simulated the mapped circuits using SPICE to observe the impact of interconnect parasitics on the relevant analog metrics. Our results indicate that the mapped analog circuits produce desired responses even with interconnect parasitics, clearly demonstrating the practicality of our FPAA. In addition, the circuit topology and biases can be modified to compensate for the effects of routing parasitics prior to programming the reconfigurable chip.
II. AUTOMATED PROTOTYPING FLOW

A. Circuit Input Interface
To describe our analog circuits, we use the same format as SPICE, a common simulation tool that has been used by a large analog design community since three decades ago. Support of hierarchy simplifies entering large scale circuits as well as allowing specification of nonbasic Computational Analog Block (CAB) components. This format also allows simulation of both input netlists and routed circuits using the SPICE software. Input netlists to RASPER, our place & route tool, must consist of only available CAB components [3] . Current sources are used to specify the bias currents and voltage sources specify primary input pins. Switch element current sources (swe) are entered as subcircuits which are not to be unrolled or mapped to a component but captured as a constraint on its neighboring nets. Essentially, any basic circuit element or a circuit block corresponding to a component in CABs are captured as a single cell. All remaining subcircuits are unrolled down to FPAA components before mapping to the circuit graph.
To enter input netlists, we use a circuit schematic software customized to FPAA components through a library package for user convenience. Xcircuit, which is available as a freeware program, supports customization of libraries with user-defined components, hierarchical maintenance and spice netlist extraction as well as special text entries instantiated by constraint objects [4] .
B. FPAA Mapping
RASPER was born in our efforts towards physical synthesis of the Rapid Analog Signal Processing (RASP) system. The three stages of physical synthesis in the previous version of RASPER has been detailed in [3] . The revised data structure allows direct placement of cells into physical CABs using the available routing resources as well as CAB components as constraints. Since routing is a trivial task due to the structure of this FPAA architecture, wires that serve as interconnects between the components are determined as the simultaneous clustering/placement progresses. As the wires get occupied by nets, wire constraints are updated. Algorithms of the previous version are still applicable when determining the cell order and optimization of the initial synthesis solution .
In the current data structure, each wire on FPAA can be associated with one net or one swe whereas nets may contain several wires from different levels and orientations, which are added to the net as neighboring cells are associated with components in CABs effectively completing the routing as clustering/placement progresses. Once all cells are associated with CAB components and nets as well as swe with wires, an output file that contains the switch coordinates and associated current values is generated to be used for programming the FPAA.
C. Post Synthesis Simulation
In RASPER, each interconnect is defined by a combination of switches and wires associated with nets and switch elements. The wires are called in order of the most local to most global as horizontal local (hl), vertical local (vl), vertical global (vg) and horizontal global (hg). The scopes of different wire types have been described in [3] . Each wire is connected to the other wires through a switch while the wires themselves form a tree with the most global wire being the root and the most local wires being the leaves. Each wire type is saved in an interconnect library as a subcircuit along with the switch, and blocks sourcing these subcircuits are generated in place of each net of the circuit to reflect the impact of wires and switches on the performance. Simulating this circuit in SPICE, synthesis results can be verified with parasitic effects included. The advantage of using this library structure is that it can be replaced easily by a library containing a different switch & wire model if desired and change in behavior can be observed. In our simple interconnect model, each switch is approximated by a resistor and each wire by a capacitor. Users are welcome to improve these models to any level of accuracy they desire keeping in mind the cost of increased simulation time. Incorporation of the interconnect model in simulation helps in troubleshooting, as well. Finally, it is in our agenda to utilize the parasitic extracted netlist via SPICE to guide the optimization engine.
III. MEASUREMENT RESULTS
To verify our model, we compare simulation results to measurement results. We note that the simulations can not completely predict any analog design. Various factors such as process variations, mismatch, etc. can contribute to this deviation. Even two switches at different regions of the chip may behave slightly different from each other. However, we are less concerned about accuracy than functionality, since the accuracy of the simulations depends heavily upon the transistor models matching the actual devices. Our intention is to give the user the ability to predict the outcome of the circuit, a tool that can be used in troubleshooting and later as a guide to optimization. The tool can also be used to determine the effect of routing parasitics upon the ideal circuits, which allows the user to adjust the circuit topology or biases to compensate.
We implemented a band-pass filter (BPF) circuit as shown in Figure 1 , which is a simple topology consisting of only two passive capacitors and three OTAs each being used as a high-pass, low-pass and buffer stages. The corner frequency of each stage can be varied by changing the conductance (Gm) of OTA of this stage using the bias currents; hence the design parameters can be easily adjusted. This BPF is also a function that is highly reused in more complex designs, therefore a very good candidate for our experiments. Our initial results displayed in Figure 2 show comparisons between three different routing solutions for the same circuit. Among these, in routing r1 all components are packed closely in one CAB. In routing r2 they are distributed into different CABs of the same column. Finally in routing r3 they are placed into different columns leading the longest distance between them. Note that in current FPAA technologies, total delay in a path is dominated by the switch parasitics rather than the wire length, therefore connections made to a different column suffers the most degradation [5] . As seen from Figure 2 , our simulation results follow the actual measurements closely with some minor errors. Since the interconnect model is modular, it can easily be replaced by a more accurate model to further reduce the deviation based on the required level of accuracy.
IV. CONCLUSIONS
We presented rapid prototyping results of a bandpass filter using our floating-gate based large-scale FPAA. Our automated CAD tool consists of front-end schematic entry tool, physical synthesis tool, and back-end validation tool. We observed that the synthesized circuit behavior can be predicted and that the topology and biases can then be modified to help compensate for the effects of routing parasitics prior to programming the reconfigurable chip.
